P. Chandrakasan, S. Sheng, and R.W. Brodersen, “Low-power CMOS digital design,” IEEE J.Solid-State Circuits, vol. 27, pp. 473–484, April 1992. A. P. Chandrakasan and R. W. Brodersen, “Minimizing Power Consumption in Digital CMOS Circuits,” IEEE Proc., vol. 83, pp. 498–523, April 1995. R. J. Baker, “CMOS: Circuit Design, Layout, and Simulation,” IEEE Press Series on Microelectronic Systems. E. Shannon and W. Weaver, The mathematical theory of information. Urbana-Champaign: University of Illinois Press, 1969. JP Uyemura, Circuit Design for CMOS VLSI. Norwell, MA: Kluwer Academic, 1992, pp. 88–129. M.Morris Mano “Digital Logic and Computer Design”, Pearson Education Publication, Indian reprint 2005. Alireza Saberkari Shahriar Baradaran Shokouhi, ―A Novel Cmos 1-Bit Full Adder Cell With The Gdi Technique‖, College of Electrical Engineering, Iran University of Science and technology, Tehran, Iran. Issam, S., A. Khater, A. Bellaouar, and M. I. Elmasry, 1996, "Circuit techniques for CMOS lowpower high performance multipliers", IEEE Journal of Solid-State Circuits, 31, 1535-1546. Zhuang, N. and H. Wu, 1992, "A new CMOS full adder design", IEEE Journal of Solid-State Circuits, 27,